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Abstract—As the complexity of deep learning (DL) models
increases, their compute requirements increase accordingly. De-
ploying a Convolutional Neural Network (CNN) involves two
phases: training and inference. With the inference task typically
taking place on resource-constrained devices, a lot of research has
explored the field of low-power inference on custom hardware
accelerators. On the other hand, training is both more compute-
and memory-intensive and is primarily performed on power-
hungry GPUs in large-scale data centres. CNN training on
FPGAs is a nascent field of research. This is primarily due to
the lack of tools to easily prototype and deploy various hardware
and/or algorithmic techniques for power-efficient CNN training.
This work presents Barista, an automated toolflow that provides
seamless integration of FPGAs into the training of CNNs within
the popular deep learning framework Caffe. To the best of our
knowledge, this is the only tool that allows for such versatile and
rapid deployment of hardware and algorithms for the FPGA-
based training of CNNs, providing the necessary infrastructure
for further research and development.
I. INTRODUCTION
Convolutional Neural Networks (CNNs) are one of the
primary components across a wide variety of AI tasks, from
face recognition [1] to drone navigation [2]. The process of
deploying a CNN involves two stages. First, the CNN is
trained [3] on a large amount of labelled data from a task-
specific dataset. The second stage involves performing infer-
ence on unseen inputs for either classification [4, 5], detec-
tion [6, 7] or segmentation [8]. Inference is usually performed
in resource- and power-constrained environments and hence
the CNN needs to be deployed on power-efficient embedded
devices such as mobile System-on-Chips (SoCs) [9], or FPGA-
based platforms [10]. To this end, significant efforts have been
invested towards custom FPGA-based accelerator designs for
the inference stage of CNNs [11–15].
Due to its large computational demands and the massive
datasets, CNN training is usually performed on powerful GPUs
hosted in private clusters or data centres. For such setups, the
power and cooling infrastructure constitutes the dominant fac-
tor of the operational expenses [16]. With GPUs being power-
hungry, they become costly platforms to maintain. This fact
has led industrial players to equip their servers with custom
ASICs, such as Google TPU [17], Graphcore IPU [18] and
Amazon Inferentia [19]. Nevertheless, the long development
time and time-to-market together with their fixed functionality
limit the ASICs’ ability to exploit model-specific optimisations
and support the latest fast-paced algorithmic advances.
In this context, FPGAs constitute a promising alternative
[20–22]. Due to their customisability and reconfigurability,
FPGAs can attain competitive performance and power effi-
ciency for flexible, power- and cost-efficient development and
deployment of DL training workloads. At the same time,
public cloud providers are increasingly offering access to
FPGA platforms [23–25], increasing their accessibility and
making the rapid low-cost deployment of FPGA designs
feasible. Nevertheless, so far, FPGA-based CNN training has
only slightly been explored [26–28] largely due to the lack of
tools to easily prototype and deploy various hardware and/or
algorithmic techniques for efficient CNN training.
The primary contribution of this work is Barista, an open-
source toolchain1 integrated into the widely used DL frame-
work Caffe [29], that enables the rapid prototyping and deploy-
ment of FPGA-based kernels for CNN training. Additionally,
the work provides a memory-aware model for the execution
of an FPGA-based general matrix multiply (GEMM) kernel
along with an initial HLS implementation of this kernel. In this
manner, Barista allows both hardware researchers and machine
learning experts to explore novel hardware and algorithmic
techniques respectively for power-efficient training.
II. BACKGROUND & RELATED WORK
Barista enables rapid prototyping and deployment of hard-
ware accelerators for DL training. Here, key challenges and
requirements of architectures targeting such workloads are de-
scribed and existing work on FPGA-based training is reviewed.
DNN Training. DNNs are generally trained offline, follow-
ing an iterative process [30]. Each iteration comprises three
steps: a forward pass, a backward pass (through backpropa-
gation) and a weight update. The forward pass (inference task)
calculates the loss for a given input. The backward pass em-
ploys the backpropagation algorithm to compute the gradient
of the loss with respect to the trainable weights; the weight
update step updates the weights using these gradients. In each
iteration, training operates over mini-batches of labelled inputs
from the training set; in this respect, throughput is the primary
1https://github.com/ICIdsl/caffe fpga.git
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performance metric of interest, in contrast to the inference
task’s low-latency requirements. Furthermore, with power and
cooling being a critical expense in both public and private
clusters, power efficiency constitutes another decisive metric.
FPGA-based CNN Training. Existing work on FPGA-
based CNN training can be taxonomised in two broad cat-
egories: 1) costly multi-FPGA systems [26, 27] and 2) highly
customised accelerators [31, 32]. F-CNN [26] enabled run-
time reconfiguration through overlapping computation by util-
ising multi-device platforms. FPDeep [27] proposed a load bal-
ancing scheme to train CNNs across multiple FPGAs (>15).
Focusing on single-FPGA setups, DarkFPGA [31] employed
a batch-oriented data layout scheme optimised for a specific
hardware design and is not applicable to other accelerators.
Furthermore, [32] designed a low-precision training acceler-
ator through hardware-algorithm co-design. By replacing the
GEMM, the approach of this work enables training of any
DNN that uses matrix multiplication.
All aforementioned works adopt proprietary front-ends,
lacking integration with the traditional machine learning
frameworks and the support that they provide, and/or propose
workload-specific architectures that cannot be used for general
DNN training. Similar to this work, FeCaffe [33] proposes a
system that integrates Caffe with an FPGA. However, Barista
provides more details on the challenges of developing a
custom accelerator, as well as provides an analytical model for
performance prediction allowing the tuning of the framework
under diverse workloads. Additionally, unlike FeCaffe, the
Caffe integration of the proposed system will be open-sourced
to promote adoption and research, and can be deployed on any
AWS F1 instance using the GEMM bitstream provided.
III. SYSTEM DESIGN
The Barista tooflow integrates with the Caffe framework
and targets systems with PCIe-based FPGA accelerators. To
this end, Barista consists of three components: 1) a software
integration layer that enables the seamless integration of the
FPGA accelerator with Caffe, 2) an FPGA-based hardware
accelerator, and 3) an OpenCL runtime that orchestrates the
CNN execution between a host CPU and the FPGA. Upon
deployment, the FPGA device runs a kernel that is responsible
for executing the matrix multiplications involved in the for-
ward and backward pass of the CONV layers throughout CNN
training. The CPU executes all other operations of the training
process and coordinates the offloading of computations to the
FPGA.
A. Caffe GEMM Execution Flow
This section provides a description of Caffe’s native execu-
tion flow for CONV layers. Initially, Caffe selects which plat-
form (CPU/GPU/FPGA) to execute on. Next, for each batch in
each layer Caffe calls the batch-level GEMM function. At this
point, the implementations for forward and backward pass start
to deviate. For the forward pass, Caffe calls im2col on all
the inputs and weights to convert them to matrices in order to
execute convolutions as GEMMs. For the backward pass, the
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Fig. 1: Overview of the adopted blocked GEMM strategy.
gradients w.r.t the weights are calculated by multiplying the
inputs with the gradients w.r.t the output. Then, it calculates
the gradient w.r.t to the input for each element in the batch by
multiplying the weights with the gradient w.r.t the output. All
these matrices are split into tiles (Section III-B) and then fed
to the FPGA GEMM kernel. As the forward pass is a GEMM,
im2col is not required for backpropagation.
B. Accelerator Architecture for CNN Training
The developed hardware architecture is designed to meet the
typical requirements of CNN training workloads (Section II).
The core compute block comprises a parametrised systolic
array for the execution of blocked GEMM that is reused across
both the forward and backward passes of CONV layers.
Blocked GEMM: As shown in Fig. 1, in the operation
(C=AB), matrices A, B and C are partitioned into tiles. Matrix
A is partitioned into
⌈
R
Tr
⌉
·
⌈
P
Tp
⌉
tiles of size Tr ×Tp, matrix
B is partitioned into
⌈
C
Tc
⌉
·
⌈
P
Tp
⌉
tiles of size Tp×Tc and the
output matrix C is partitioned into
⌈
R
Tr
⌉
·
⌈
C
Tc
⌉
tiles of size
Tr×Tc. If RTr /∈ Z, then zeros are added to dimension R until
R
Tr
∈ Z. The same applies to P and C and this process will
be referred to as Tiling through the rest of the paper.
From an operational perspective, the accelerator computes
one tile of the output matrix C at a time, until all output
tiles are computed. For the computation of a single tile,
⌈
P
Tp
⌉
tiles from matrix A and B are processed. In the implemented
blocking strategy, each output tile is cached in the on-chip
memory of the accelerator until it has been fully formed. Con-
sequently, the intermediate results of the tile are reused
⌈
P
Tp
⌉
times before they are written back to the external memory,
relaxing the bandwidth requirements of the accelerator.
Hardware Architecture: Fig. 2 shows the adopted hard-
ware architecture for accelerating the blocked GEMM algo-
rithm. The core of the design is a mesh of processing elements
(PEs) and has a throughput of one output per cycle, when the
necessary data are available in buffer A and B. The dimensions
of the mesh are compile-time configurable with a total of
Tr×Tc PEs. All of the inputs to the GEMM are pre-processed
by the CPU into a tiled layout that is sequentially stored in
memory. To better utilize the memory bandwidth, the two
matrices to be multiplied are sent to the off-chip memory on
the FPGA board in one transaction. When the execution of
the kernel is triggered, the input tiles Tr × Tp and Tp × Tc
Off-chip memory
Buffer B
PE PE PE PE
PE PE PE PE
PE PE PE PE
PE PE PE PE
Buffer C
Buffer A
Fig. 2: Diagram of the systolic-array design.
are burst-read from the off-chip memory into buffers A and B
which are stored on on-chip memories (i.e. BRAMs).
Processing Element: Fig. 2 also shows the internal design
of each PE. Each PE is responsible for computing one element
of a tile of the output matrix. From a hardware perspective,
each PE contains a single multiply-accumulate unit and a local
cache for storing the intermediate results of the output, until
the final result is ready and written out to external memory.
The dataflow depicted in Fig. 2 enables efficient data passing
between PEs in a pipelined fashion, saving routing resources
and improving the scalability potential of the design.
Precision-aware interleaving: Depending on the adopted
precision and target device, the latency of a multiplier is Q
cycles. As a result, a direct implementation would require each
input to wait for Q cycles until the previous result would
be ready for the accumulation. To alleviate this, when Q>1,
we employ an interleaving technique that computes Q+1
independent intermediate results in a pipelined manner, storing
them in the PE’s cache. As a final step, all Q+1 partial values
are accumulated into the final result. From a performance
perspective, this strategy enables a throughput of 1.
C. OpenCL Runtime
The CPU-FPGA interactions and the FPGA execution are
orchestrated by Barista’s OpenCL runtime. Prior to performing
a GEMM operation, this module is responsible for allocating
the necessary memory and tiling the input matrices given
the selected tile sizes. Next, it coordinates all CPU-FPGA
transfers, launches the FPGA execution and finally collects and
untiles the final result to comply with the expected GEMM
output format. The runtime is executed by the host CPU
and employs aligned_storage vectors for tiles to ensure
FPGA word aligned storage on the off-chip memory.
IV. PERFORMANCE MODEL
To select the dimensions of the mesh that would yield the
highest performance, a performance model was built which
estimates the attainable execution time of the hardware design.
The performance model consists of two components: 1) the
estimated execution time for the processing of a matrix mul-
tiplication by the systolic array (Eq. (3)) and 2) the estimated
memory transfer time for transferring the matrices A, B and
C between the host and the FPGA’s off-chip memory.
Off-chip memory transfer time: The design requires Tr+
Tc inputs per cycle. By denoting the wordlength (bits) of an
element by WL the required data that needs to be accessed
from the off-chip memory is Datamem, where the last term
captures the data written back to the memory per tile:
Datamem = WL ·
⌈
R
Tr
⌉
·
⌈
C
Tc
⌉
· ((Tr · P + Tc · P ) + Tc · Tr)
Overall, given a memory bandwidth of Bmem, the latency for
accessing the off-chip memory per matrix multiplication is:
Latencymem =
Datamem
Bmem
(1)
Compute time: The number of clock cycles that is needed
for the developed system to process the matrix-multiplication
computation (i.e. C=AB, A is a R×P matrix, and B is a P×C
matrix and the output tile size is Tr × Tc) is:
Cyclescompute =
⌈
R
Tr
⌉
·
⌈
C
Tc
⌉
·((⌈
P
Tp
⌉
· (Tp + Tc + Tr − 2)
)
+ (Q+ 1)2
)
(2)
IP execution time: Total GEMM kernel execution latency,
when the data are already available in the off-chip memory, is:
Latencytotal =
Cyclescompute
fclk
+ Latencymem (3)
where fclk denotes the clock frequency of the FPGA device.
PCIe transfer time: The PCIe transfer time captures the
latency for the communication of the data from the CPU to
off-chip memory. DataPCIe = WL · (R · P + C · P +R · C)
captures the data to be transferred. Eq. (4) captures the transfer
latency given the PCIe bandwidth BPCIe:
LatencyPCIe =
DataPCIe
BPCIe
(4)
Overall latency = LatencyPCIe + Latencytotal (5)
Resource Usage Model: A model for estimating resource
usage as a function of the configurable parameters Tr, Tc and
Tp was developed. Eq. (6) and (7) model resource usage.
DSP blocks = (Tr · Tc)︸ ︷︷ ︸
# of PEs
· V︸︷︷︸
DSPs/MAC unit
(6)
BRAM = WL
Tr · Tp︸ ︷︷ ︸
buffer A
+Tp · Tc︸ ︷︷ ︸
buffer B
+Tr · Tc · (Q+ 1)︸ ︷︷ ︸
buffer C
 (7)
The factor of Q+1 for buffer C is due to interleaving.
Fig. 3: Average PPW across ResNet20 for various 〈Tr, Tc, Tp〉.
V. EVALUATION
The performance of the tool was evaluated on the Xilinx
Virtex UltraScale+ XCVU9P FPGA hosted on the F1 instances
on Amazon Web Services (AWS) [23]. This device has 2586k
logic cells, 6840 DSPs and 75.9Mb BRAM. The DSPs take
Q=10 cycles for an FP32 multiply and V=5 DSPs are used
per FP32 MAC unit. For INT8 operations, Q=1 and V=1.
An FP32 GEMM accelerator (Section III-B) was developed
using Vivado HLS and synthesised using SDAccel 2018.2.
The design was clocked at 250 MHz and the accelerator
was configured with 〈Tr, Tc, Tp〉 set to 〈16, 16, 64〉 using
the performance model (Section IV). This was the highest
performing design that would route with the current HLS
implementation. It used 18.8%, 10.8%, 8.8% and 14.1% of
the available DSPs, LUTs, FFs and BRAM respectively. This
design was verified locally on a Xilinx Alveo U250 FPGA.
Two widely used CNNs, AlexNet [3] and ResNet20 [34] were
trained on the CIFAR10 dataset, and Barista was compared
with the CPU [and GPU] implementation on Caffe [29].
Figure 3 shows the average performance-per-watt (PPW)
measured in GOp/s/watt across all CONV layers during
the training process (i.e. forward and backward passes) of
ResNet20 using Barista for the FPGA and CPU. [For the
GPU, the average PPW across all Resnet20 CONV layers
was 1.54.] AWS power profiling showed that the FPGA used
8W of power when running these designs, compared to the
CPU’s (Intel Xeon E5-2686v4@2.3GHz) 145W and [GPU’s
(NVIDIA GTX 1080Ti) 279W]. Profiling was performed
using Caffe’s internal timers and the design was verified by
comparing the FPGA’s to the CPU’s output. It is seen that for
all sizes of kernel larger than 〈8, 8, 32〉, both the FP32 (blue
bars) and INT8 (orange bars) model predictions outperform
the CPU (green bars). Additionally, for sizes of kernel larger
than 〈64, 64, 256〉 the performance degrades from performing
a large number of zero ops due to tiling (Section III) when the
kernel size starts to significantly exceed the sizes of the input
matrices. However, the implementation of the 〈16, 16, 64〉
(a) Implemented
(b) Model
Fig. 4: Relative time spent on each stage for various ResNet20
layers. Layer names have format (group-residual block-conv).
kernel (red bar) does not outperform the CPU (green bars).
To identify the bottlenecks causing the difference in ex-
pected and achieved performance, further profiling was per-
formed using OpenCL. Fig. 4a breaks down the relative time
spent on each stage of GEMM execution for the implemented
kernel using profiled data. The kernel execution (blue), which
includes off-chip to FPGA memory transfers, is seen to be the
biggest bottleneck at the moment taking more than 50% of
the time in all CONV layers. Kernel execution (blue) profiling
through Xilinx Vitis’ profiler showed that memory bandwidth
utilisation for kernel to off-chip memory transfers was in the
range of about 10%. Nevertheless, compute unit utilisation
rates are at least 70% indicating the system can be further
improved by exploiting memory optimisations. Fig. 4b shows
the same breakdown but now using data from the model for
estimates of kernel execution time (blue) and host to off-chip
memory transfer time (green). Profiled time was used for tiling
(orange), which is performed on the CPU. The model assumes
full utilisation of the DDR4 bandwidth (30Gbps) between off-
chip memory and the kernel. Fig. 4b demonstrates that with
full bandwidth utilisation, the bottleneck is shifted from the
FPGA kernel execution (blue) to tiling on the CPU (orange).
TABLE I: AlexNet predicted best FPGA, CPU and GPU PPW
CONV Layer conv1 conv2 conv3 conv4 conv5
〈Tr,Tc,Tp〉 〈32, 32, 74〉 〈32, 32, 64〉 〈36, 36, 64〉 〈32, 32, 64〉 〈32, 32, 64〉
FPGA PPW 0.59 0.29 0.078 0.076 0.073
CPU PPW 0.35 0.24 0.089 0.13 0.11
GPU PPW 0.13 0.58 0.43 0.50 0.28
Reducing the DDR4 bandwidth assumption to 3Gbps (10%)
in the model predicts a performance close to that achieved
by the implemented kernel, supporting the bottleneck analysis
from Xilinx’s Vitis tool.
A further experiment on tailoring the kernel architecture to
the workload was conducted using the model. A grid-search
was performed across various values of Tr,Tc and Tp for
designs that are expected to fit on the chosen board based
on the memory model. For ResNet20, the kernel which is
predicted to have the highest PPW on average across all layers
of the network is 〈36, 36, 72〉 with a performance of 0.33
GOp/s/W compared to the CPU’s 0.18 (+83%). Layer-wise
tuning showed that although different-sized kernel performed
better on different layers, there is no overall difference in
achieved PPW compared to using a single 〈36, 36, 72〉 kernel
for all layers. For AlexNet, however, this exploration showed
that tailoring the kernel to the layer can provide overall PPW
benefits. Table I describes the performance of the best kernels
per layer and shows that for some layers a CPU performs
better than an FPGA for FP32 computations. By selectively
performing FPGA-based GEMM for conv1 and 2, otherwise
using the CPU, the overall achieved PPW is 0.24 compared to
the CPUs 0.18 (+33%) and 0.22 (+10%) achieved if all layers
use one 〈32, 32, 64〉 kernel.
VI. CONCLUSION AND FUTURE WORK
Caffe Barista enables hardware designers to rapidly pro-
totype novel custom accelerators by seamlessly replacing the
provided kernel with one that implements the same interface.
The model suggests that up to 83% higher PPW [compared to a
CPU] can be achieved for a lower absolute power consumption
using custom precision arithmetic and/or increasing memory
bandwidth utilisation through batching and on-chip tiling.
From the perspective of a DL researcher, Barista allows
running any combination of optimisers (e.g. SGD, RMSProp,
AdaGrad), learning rate schedules and a variety of other
training-related parameters or algorithms that are natively
supported by or can be implemented in Caffe. To the best
of our knowledge, Barista is the first open-source tool that
allows for such versatile and rapid deployment of hardware
and algorithms related to the training of CNNs on FPGAs.
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